

Lecture 11 Chapter 10

Simulation part 2

Switch-Level Simulation Model (1)

- Circuit model: **nets** interconnected by **transistors**.
- A **signal** is a pair (**s**, **v**):
 - **strength(s)**: associated with (possibly discrete) impedance.
 - **level(v)**: associated with voltage.
Possible values include: '0', '1' and 'X'.


Switch-Level Simulation Model (2)

- There are two types of nets:
 - **storage nets**: they have a capacitance value; often the set of values is discrete.
 - **input nets**: they act as sources of fixed value and can supply unlimited current.
- The transistors:
 - act as bidirectional switches;
 - have a **strength** value (signals passing through a transistor have their strength reduced to this value).

Bryant's Model of Strength Values

- There are **w** distinct strength values: 1, 2, ..., **k**, ..., **w**.
- $s = w \Rightarrow s$ is the strength of an input signal.
- $k < s < w \Rightarrow s$ is the strength of a transistor.
- $1 \leq s \leq k \Rightarrow s$ is the strength of a storage net.

Strength Model Examples



ET 4255 - Electronic Design Automation 10/11 © Nick van der Meijs

10/7/2010

5

Switch-Level Simulation Techniques



Main principles:

- Partition the circuit into unidirectional subcircuits
 - Channel-connected components are bi-directional
 - Gates bound uni-directional elements
 - Off-state transistors (and input nets) can also bound uni-directional elements
 - Interaction between these subcircuits can be handled similar to gate-level simulation.
- Two types of partitioning exist: **static** and **dynamic** (= accounting for signal values).
- Apply special methods to compute the “steady-state” of the **channel-connected components**.

ET 4255 - Electronic Design Automation 10/11 © Nick van der Meijs

10/7/2010

6



Signals and Signal Propagation (1)

- A signal on a vertex $u \in V$ is denoted by (σ_u, λ_u) .
- The strength of a transistor $(u, v) \in E$ is given by $\epsilon_{u,v}$.
 $\epsilon_{u,v} = 0$ when the transistor is off.
- $\sigma_{u \rightarrow v}$ denotes the strength of the signal flowing from $u \in V$ to $v \in V$.

$$\sigma_{u \rightarrow v} = \min(\sigma_u, \epsilon_{u,v})$$

- The level of the signal flowing remains λ_u .
- There are two types of nets:
 - **driven** nets: nets having a conducting path to an input net.
 - **charged** nets: nets electrically isolated from input nets.

Signals and Signal Propagation (2)

- Suppose that a **driven net** $v \in V$ has edges $(u_1, v), \dots, (u_m, v) \in E$, then:

$$\sigma_v = \max_{1 \leq i \leq m} \sigma_{u_i \rightarrow v} \quad \text{Strength of signal on net } v$$

- For a **charged net**, the net's own signal should be taken into account:

$$\sigma_v = \max(\sigma_v, \max_{1 \leq i \leq m} \sigma_{u_i \rightarrow v})$$


- When combining signals from different directions, the **level** of the new signal equals the level of the strongest signals. In case of multiple signals with equal strength and different levels, the new level becomes 'X'.

Simulation Algorithm Principles

- The algorithm is based on a repeated application of:

$$\sigma_v = \max(\sigma_v, \sigma_{u \rightarrow v})$$

- This should be done carefully: propagate the strongest signals first.
- Implement with an array of queues, one array position for each strength value.




Simulation Algorithm: Discussion

- The algorithm operates in linear time with respect to the number of nets and transistors.
- The algorithm is **static**: changes to input signals require repeating the complete propagation. It can, however, be modified for **dynamic** simulation.
- This algorithm does not incorporate any type of delays related to the physical implementation. **Switch-level timing simulation** can deal with actual R and C values derived from the layout.

Simulation Conclusion

<p>Gate level</p> <p>Discrete switch level</p> <p>Linear switch level</p> <p>Timing simulation</p> <p>Circuit simulation</p> <p>Cycle based simulation</p>	<p>huge circuits, not appropriate for MOS</p> <p>appropriate for MOS, no timing information</p> <p>appropriate for MOS, timing estimation</p> <p>accurate timing, circuit size limited</p> <p>most accurate, "small" circuits</p> <p>fast, no timing, synchronic circuits</p>
--	---

RSIM Linear Switch Level Model



Interval Arithmetic for X-states

V_{gate}	R_{ds}	
	N	P
0	∞	R_{eff}
1	R_{eff}	∞
X	$[R_{eff} - \infty]$	$[R_{eff} - \infty]$


Linear Switch Level Model

R_{eff} depends on:

- Transistor dimension
- Transistor type
- Transistor context
pull-down, pass, ...

$$R_{eff} = f(\text{type, context}) \times \frac{\text{length}}{\text{width}}$$

Logic Level



$$V = [V_-, V_+]$$



Logic States

0	$V_+ \leq V_{lo}$
1	$V_- \geq V_{hi}$
X	otherwise

Determining Node Potentials

1 volt
 $R_{eff} = 8$
0
 $R_{eff} = 2$
0 volt

1 volt
 8Ω
 $V = 0.2$
Logic 0
 2Ω
0 volt

$V_{lo} = 0.25$
 $V_{hi} = 0.75$

1 volt
 $R_{eff} = 8$
x
 $R_{eff} = 2$
0 volt

1 volt
 8Ω
 $V = [0.11, 0.2]$
Logic 0
2
 $[2, \infty]$
0 volt

ET 4255 - Electronic Design Automation 10/11 © Nick van der Meijs 10/7/2010 17

Determining Node Potentials


1 volt
 $R_{eff} = 8$
x
 $R_{eff} = 2$
0 volt

1 volt
 8Ω
 $V = [0.11, 1]$
Logic x
[2, infinity]
[2, infinity]
0 volt

$V_{lo} = 0.25$
 $V_{hi} = 0.75$

ET 4255 - Electronic Design Automation 10/11 © Nick van der Meijs 10/7/2010 18

Determining Transition Time



Calibration

R_{static}	Final node potential
R_{dynlow}	Used for RC time high \rightarrow low
$R_{dynhigh}$	Used for RC time low \rightarrow high

RSIM Simulation Algorithm

Event Driven

- Event = (net, new logic value, time)
- Algorithm: While event list $\neq \emptyset$
 1. take event from list
 2. set node on new value
 3. determine effect on other nodes
 - Limited number of nodes (stage, vicinity)
 - Determine charge-sharing (immediately)
 - Determine final value (RC time)

RSIM Simulation Algorithm

■ (*) = nodes which are influenced

ET 4255 - Electronic Design Automation 10/11 © Nick van der Meijs 10/7/2010 21

Charge Sharing

Logic States

0 $V_+ \leq V_{lo}$

1 $V_- \geq V_{hi}$

X otherwise

Voltage on V

Before switched on	After switched on
1	1
0	10/11
X	[10/11, 1]

$$V_- = \frac{\text{total capacitance on logic level 1}}{\text{total capacitance}}$$

$$V_+ = \frac{\text{total capacitance on logic level 1 or x}}{\text{total capacitance}}$$


ET 4255 - Electronic Design Automation 10/11 © Nick van der Meijs 10/7/2010 22

RC Time

R: R_{dynhi} or R_{dynlo}

C: total cap. on logic level 0 or x if final state 1
total cap. on logic level 1 or x if final state 0

RC time inaccurate



Better:

■ $R_1 C_1 + (R_1 + R_2) C_2$ (Elmore Delay)


Switch Level Simulation Conclusion

RSIM


- Linear switch level (switch level timing)
- Interval arithmetic
- Conversion to logic states
- Lumped (concentrated) capacitances

SLS

- Linear switch level
- Interval arithmetic (consistent)
- Conversion to logic states only for transistor state
- Elmore delay



Switch Level Timing (SLS) vs SPICE



SPICE: 39 min 41 sec SLS: 2.4 sec (HP9000840, ~anno 1990)