


Prerequisite 1: Devices

MOS transistors, models, scaling



TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 1

Prerequisites


- Qualitative (intuitive) understanding of device operation
- basic device equations
- models for manual analysis
- Understanding models for SPICE simulation
- understanding of secondary and deep-sub-micron effects
- Future trends

■ In depth:

- ET4296 - Advanced Device Physics 0/0/2+2/0 (René van Swaaij), compulsory
- Neamen: *Semiconductor Physics and Devices, basic principles*, 2003, McGraw Hill
- Taur and Ning: *Fundamentals of Modern VLSI Devices* 1998, Cambridge University Press

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 2

Chip Anatomy



(Rendering of) result after fabrication


Not 1-to-1, sorry

Layout of chip, final design result

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 3

Evolution

Intel 4004 (1971) and Core i7 (Nehalem, 2008) die compared to 2€ coin




Memory Controller

Core Core Core Core

Shared L3 cache

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 4


Evolution



Intel Nehalem EX, 8 core, 2.3M transistors, 2010 (684 mm²)

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 5


SEM Images



Cross-section 3d perspective

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 6

MOS Transistor 3D Structure





TU/EE ET4293 - Dlg_IC - 1112 - © NvdM - 01 Devices

12/02/09

7

nMOS Transistor Operation





TU/EE ET4293 - Dlg_IC - 1112 - © NvdM - 01 Devices

12/02/09

8

CMOS - Complementary Metal Oxide Semiconductor Technology

2 Distinct Transistor Types



- "on" when V_g is high
- With n-type s/d
- Electrons (n) as carrier
- Built in p-type Si
- "on" when V_g is low
- With p-type s/d
- Holes (p) as carrier
- Built in n-type Si




n-well (for PMOS) in p-type substrate (for NMOS)

TU/EE ET4293 - Dlg_IC - 1112 - © NvdM - 01 Devices

12/02/09


9

NMOS vs PMOS



NMOS

- On when gate voltage is high
- Off when gate voltage is low



PMOS


- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high

TU/EE ET4293 - Dlg_IC - 1112 - © NvdM - 01 Devices

12/02/09

10

Cross-Section of CMOS Technology





TU/EE ET4293 - Dlg_IC - 1112 - © NvdM - 01 Devices



12/02/09

11

MOS Transistors



3-terminal model
bulk assumed to be connected to appropriate supply



4-terminal model
B = bulk (substrate)

NMOS


PMOS

TU/EE ET4293 - Dlg_IC - 1112 - © NvdM - 01 Devices


12/02/09

12

MOS Transistor Switch Level Models



NMOS



Simplest possible useful model


Position of switch depends on gate voltage (relative to source)

V_{GS}	NMOS	PMOS
$V_{GS} > V_T$	closed	open
$V_{GS} < V_T$	open	closed


- Connection between source and drain depends on gate voltage, current can flow from source to drain and vice versa if closed
- No static current flows into gate terminal

TU/EE ET4293 - Dig_IC - 1112 - © NvdM - 01 Devices 12/02/09 13


Is this all there is?



- You don't believe that (CMOS) life can be so simple, do you?
- (TPS) some of the things that you would expect to be non-idealities of CMOS as a switch
- Since we want to design CMOS circuits, we need a deeper understanding of CMOS circuits




TU/EE ET4293 - Dig_IC - 1112 - © NvdM - 01 Devices 12/02/09 14



SPICE Model

- Some very advanced models to describe MOS devices over all combinations of terminal voltage
- Includes dynamic behavior, thermal, ...
- BSIM3, BSIM4, PSP, (MEXTRAM), ...
- Can be used for Circuit Simulation
- >10k lines of C-code
- See ET4292 – Ramses van der Toorn – Device Modeling




TU/EE ET4293 - Dig_IC - 1112 - © NvdM - 01 Devices 12/02/09 16

MOS Operating Regimes


- Off
- Saturation
- Linear – Triode – Resistive
- Velocity Saturation
- (Sub-threshold)

- Different formulas for drain current I_D in each region
- You need to understand these principles



TU/EE ET4293 - Dig_IC - 1112 - © NvdM - 01 Devices 12/02/09 17

Off-regime (NMOS)



- Easiest – current I_D is essentially zero
- When V_{GS} approaches V_T , a small current starts to flow (sub-threshold current)
 - Important phenomenon for small, low-voltage devices
 - Important opportunity for ultra-low power circuits

TU/EE ET4293 - Dig_IC - 1112 - © NvdM - 01 Devices 12/02/09 18

Triode-regime (NMOS)

$V_{GS} > V_T, V_{GD} > V_T$
 $V_{GS} > V_T, V_{DS} < V_{GS} - V_T$

- Inversion both at source-side and drain-side of channel
- I_D depends on V_{DS} : triode behavior
- I_D depends on $V_{GS} - V_T$
- Inversion not completely symmetric if $V_{DS} > 0$

$$I_D = k \left[(V_{GS} - V_T)V_{DS} - \frac{1}{2}V_{DS}^2 \right] \quad k, V_T: \text{device parameters}$$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 19

Device Sizing

$$I_D = k \left[(V_{GS} - V_T)V_{DS} - \frac{1}{2}V_{DS}^2 \right] \quad k = k' \frac{W}{L}$$

k	Device transconductance
k'	Process transconductance
W	Device width
L	Device length

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 20

Saturation (NMOS)

$V_{GS} > V_T, V_{GD} < V_T$
 $V_{GS} > V_T, V_{DS} > V_{GS} - V_T$

- Inversion only at source-side of channel
- Still, current will be flowing between S and D
- Current does not (strongly) depend on V_{DS} : current source behavior

$$I_D = \frac{1}{2} k (V_{GS} - V_T)^2$$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 21

Velocity Saturation

$V_{DS} > V_{DSAT}$

- When V_{DS} large enough – current doesn't increase anymore since carrier velocity is limited by scattering to lattice
- Visible at 250 nm and below
- Can happen in (otherwise) saturation conditions, but also in triode conditions

$$I_D = k \left[(V_{GS} - V_T)V_{DSAT} - \frac{1}{2}V_{DSAT}^2 \right] \quad (k, V_T, V_{DSAT}: \text{device data})$$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 22

More Effects

- Body Effect: V_T depends on V_{SB}

$$V_T = V_{T0} + \gamma \left(\sqrt{-2\phi_F + V_{SB}} - \sqrt{-2\phi_F} \right)$$
- Channel length Modulation: I_D depends on V_{DS} also in saturation

$$I_D = I_{D,sat} (1 + \lambda V_{DS})$$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 23

Summary

$$I_D = \begin{cases} k \left[(V_{GS} - V_T)V_{DS} - \frac{1}{2}V_{DS}^2 \right] & V_{GS} > V_T, V_{DS} < V_{GS} - V_T \\ \frac{1}{2} k (V_{GS} - V_T)^2 & V_{GS} > V_T, V_{DS} > V_{GS} - V_T \\ k \left[(V_{GS} - V_T)V_{DSAT} - \frac{1}{2}V_{DSAT}^2 \right] & V_{DS} > V_{DSAT} \end{cases}$$


$$I_D = I_{D,sat} (1 + \lambda V_{DS})$$

$$V_T = V_{T0} + \gamma \left(\sqrt{-2\phi_F + V_{SB}} - \sqrt{-2\phi_F} \right)$$

Next slide presents alternative formulation

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 24

MOS Models for Manual Analysis



determined by circuit
 V_{DS}, V_{GS}, V_{SB}

determined by designer
 W, L

determined by technology
 $K', \lambda, V_{DSAT}, V_{TO}, \gamma, \phi_F$

MOS model for manual analysis

$I_D = k(V_{GT}V_{MIN} - 0.5V_{MIN}^2)(1 + \lambda V_{DS})$ for $V_{GT} \geq 0$
 $= 0$ for $V_{GT} \leq 0$

$V_{MIN} = \text{MIN}(V_{DS}, V_{GT}, V_{DSAT})$ $k = k' \frac{W}{L}$

$V_{GT} = V_{GS} - V_T, \quad V_T = V_{T0} + \gamma(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{-2\phi_F})$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 25


NMOS vs PMOS

NMOS

- On when gate voltage is high
- Off when gate voltage is low

PMOS

- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high



TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 26

NMOS vs PMOS

- PMOS: all polarities reversed for same operation region
- Hole-mobility < Electron-mobility
- $|k'_{PMOS}| < k'_{NMOS}$

NMOS vs PMOS

NMOS

- On when gate voltage is high
- Off when gate voltage is low

PMOS

- N and P regions opposite of NMOS
- On when gate voltage is low
- Off when gate voltage is high

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 27

NMOS Regions of Operation

Triode $\Leftrightarrow V_{gs} > V_t$ and $V_{ds} < V_{gs} - V_t$ and $V_{ds} < V_{DSAT}$

Saturation $\Leftrightarrow V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$ and $V_{ds} < V_{DSAT}$

Vel. sat $\Leftrightarrow V_{gs} > V_t$ and $V_{ds} > V_{DSAT}$

Cut-off $\Leftrightarrow V_{gs} \leq V_t$

PMOS Regions of Operation

Triode $\Leftrightarrow V_{gs} < V_t$ and $V_{ds} > V_{gs} - V_t$ and $V_{ds} > V_{DSAT}$

Saturation $\Leftrightarrow V_{gs} < V_t$ and $V_{ds} < V_{gs} - V_t$ and $V_{ds} > V_{DSAT}$

Vel. sat $\Leftrightarrow V_{gs} < V_t$ and $V_{ds} < V_{DSAT}$

Cut-off $\Leftrightarrow V_{gs} \geq V_t$

Universal

Triode $\Leftrightarrow |V_{gs}| > |V_t|$ and $|V_{ds}| < |V_{gs}| - |V_t|$ and $|V_{ds}| < |V_{DSAT}|$

Saturation $\Leftrightarrow |V_{gs}| > |V_t|$ and $|V_{ds}| > |V_{gs}| - |V_t|$ and $|V_{ds}| < |V_{DSAT}|$

Vel. sat $\Leftrightarrow |V_{gs}| > |V_t|$ and $|V_{ds}| > |V_{DSAT}|$

Cut-off $\Leftrightarrow |V_{gs}| \leq |V_t|$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 28

Unified Model Parameters

Table 3.2 Parameters for manual model of generic 0.25 μm CMOS process (minimum length device).


	V_m (V)	γ ($V^{0.5}$)	V_{DSAT} (V)	K' (A/V^2)	λ (V^{-1})
NMOS	0.43	0.4	0.63	115×10^{-6}	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1


- Parameters depend on technology
- See tables in front and back cover of book
- Modern processes offer various threshold voltages
- {TPS} Why?

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 29

The Transistor as a Switch

$V_{GS} \geq V_T$





Ex. 3.8

$$R_{eq} = \frac{1}{2} \left(\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right) \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 30

MOS Transistor Switch Level Model (Empirical).

Position of switch depends on gate to source voltage

V _{GS}	NMOS	PMOS
hi	closed	open
lo	open	closed

R_{eq}: Practice!

R _{eq} \ V _{dd} (V)	1	1.5	2	2.5
NMOS (kΩ)	35	19	15	13
PMOS (kΩ)	115	55	38	31

TU/EE ET4293 - Dlg. IC - 1112 - © NvdM - 01 Devices 12/02/09 31

Dynamic Behavior

- (Solely) governed by **time needed to (dis)charge** (intrinsic, parasitic) **capacitances** associated with device and interconnect
- **Essential knowledge** for designing high-quality ckts.
- Many caps are **non-linear**
- **Spice models** can accurately take C into account
- Need **simplification** and insight for *design*
 - {TPS} How?
 - Linearization
 - Lumping/merging

TU/EE ET4293 - Dlg. IC - 1112 - © NvdM - 01 Devices 12/02/09 32

Junction Capacitance

$C_j = \frac{C_{j0}}{(1 - V_0/V_{00})^m}$ m = 0.5: abrupt junction m = 0.33: linear junction

- Space-charge / depletion region creates electric field
- Electric field energy works like capacitor (energy is 1/2 CV²)
- Width of depletion region depends on voltage: non-linear C

TU/EE ET4293 - Dlg. IC - 1112 - © NvdM - 01 Devices 12/02/09 33

MOS S/D Capacitance

$C_{diff} = C_{bottom} + C_{sidewall}$
 $= C_j \times AREA + C_{jsw} \times PERIMETER$
 $= C_j L_s W + C_{jsw} (2L_s + W)$

Diode capacitances ⇒ use linearized values

TU/EE ET4293 - Dlg. IC - 1112 - © NvdM - 01 Devices 12/02/09 34

Gate Capacitance

- **Gate-to-channel**
 - Complex function of operating voltages
 - Because channel charge depends on voltages
- **Gate-source** and **gate-drain** overlap capacitance
 - Just (almost) linear capacitances depending only on geometry

TU/EE ET4293 - Dlg. IC - 1112 - © NvdM - 01 Devices 12/02/09 35

Gate-Overlap Capacitance

$C_{gate} = \frac{\epsilon_{ox}}{t_{ox}} WL$

TU/EE ET4293 - Dlg. IC - 1112 - © NvdM - 01 Devices 12/02/09 36

Gate-Channel Capacitance

Operation Region	C_{gb}	C_{gs}	C_{gd}
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0

Most important regions in digital design: saturation and cut-off

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 37

Gate-Channel Capacitance

Degree of saturation

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 38

Channel-Bulk Capacitance

- Channel-bulk cap C_{CB}
- Only when transistor is on
- Parallel to C_{SB}

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 39

Device Parasitic Resistance

TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 40

Technology Scaling

Processor	4004	Montecito	Bloomfield
Year	1971	2005	2008
Feat. size	10 μ m	90nm	45nm
Die size	12mm ²	596mm ²	263mm ²
Transistors	2300	1.7x10 ⁹ 1550M for 24 MB L3	0.731x10 ⁹
Clock	108 kHz	1.8GHz	3.3GHz
Perform (spec2000)	0.01	~1600	

McKinley 4004

4004 →

Comparative interconnect dimensions

← 15 lines @ 45 nm

\$3.5


TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 41

Moore's Law

The number of transistors that can be integrated on a single chip will double every 18 months

Gordon Moore, co-founder of Intel [Electronics, Vol 38, No. 8, 1965]


TU/EE ET4293 - Dig. IC - 1112 - © NvdM - 01 Devices 12/02/09 42



TUDEE ET4293 - Dlg, IC - 1112 - © NvdM - 01 Devices

12/02/09

43



Oracle Database Server (source: Oracle)

Exadata Hardware Architecture

Scaleable Grid of industry standard servers for **Compute and Storage**

- Eliminates long-standing tradeoff between Scalability, Availability, Cost

Database Grid

- 8 Dual-processor x64 database servers
- OR
- 2 Eight-processor x64 database servers

InfiniBand Network

- Redundant 40Gb/s switches
- Unified server & storage network

Intelligent Storage Grid

- 14 High-performance low-cost storage servers
- 100 TB High Performance disk, or 336 TB High Capacity disk
- 5.3 TB PCI Flash
- Data mirrored across storage servers


ORACLE

Copyright © 2010, Oracle Corporation and/or its affiliates

TUDEE ET4293 - Dlg, IC - 1112 - © NvdM - 01 Devices

12/02/09

45



TUDEE ET4293 - Dlg, IC - 1112 - © NvdM - 01 Devices

12/02/09

46

IC Technology—Comparison

Chip: 4 cm²
 Netherlands: 40,000 km² (approximately)
 Scale: 2 cm / 200 km = 1:10,000,000

A 45 nm chip compares to Netherlands full of roads:

- 0.45 meters wide
- 0.45 meters apart
- 10 layers

TUDEE ET4293 - Dlg, IC - 1112 - © NvdM - 01 Devices

12/02/09

47

IC Technology Scaling

Scaling improves density and performance

		2010 / 1971
■ First order scaling theory	■ dimensions, voltage	1/S 0.005
	■ intrinsic delay	1/S 0.005
	■ power per transistor	1/S ² 0.000025
	■ power-delay product	1/S ³ 0.00000125
■ Scaling trend		
1971 S=1	1982 S≈5	2000 S≈50
first μproc		
		2010 S≈200

TUDEE ET4293 - Dlg, IC - 1112 - © NvdM - 01 Devices


12/02/09

48



Advanced Issues

- Variability, manufacturing tolerances
- Scaling
- Reliability
- Advanced device architectures

Power Leakage on a Planar Transistor



Tri-Gate: Surrounding the Channel



<http://www.intel.com/technology/silicon/tri-gate-demonstrated.htm>

Summary

- Overview of important concepts
 - MOS devices
 - Operating regions
 - Models
 - Scaling
- Outlook

- Study details yourself!